Xilinx 7-Series
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
|
OK FrontPanel HDL to AXI Master
|
|
2 | 2751 | June 6, 2019 |
|
XEM7360 USB3.0 and Microblaze
|
|
0 | 884 | May 17, 2019 |
|
MIG simulation on XEM7310
|
|
0 | 1040 | March 14, 2019 |
|
XEM7305 DDR3 MIG BA0 wrong pin?
|
|
1 | 1163 | January 7, 2019 |
|
Running into "All Address/Control ports should be selected in a single bank. Address/Control selected Banks: 15. To bypass this error and proceed further for design generation" Error when generating DDR3 controller on XEM7310
|
|
0 | 918 | January 17, 2019 |
|
Migrate from XEM6310 to 7310
|
|
1 | 1306 | August 30, 2018 |
|
DDR3 pins for XEM7350 Board
|
|
0 | 1570 | February 16, 2018 |
|
DDR3 controller: After Pin Selection with the xdc file ,the sys_clk_p/n doesn't have the option of W11/W12(CC_P/N).(xem7310 board)
|
|
1 | 2274 | August 14, 2017 |
|
XEM7010-A50 ISE support?
|
|
11 | 2700 | August 5, 2017 |
|
Trouble moving from ISE to Vivado
|
|
2 | 2789 | July 4, 2017 |
|
OK HDL to Serial Peripheral
|
|
0 | 1745 | February 13, 2017 |
|
Xem7350 ddr mig
|
|
0 | 1944 | February 3, 2017 |